
SCAS585L - NOVEMBER 1996 - REVISED AUGUST 2003

- Bidirectional Voltage Translator
- 2.3 V to 3.6 V on A Port and 3 V to 5.5 V on B Port
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

### description/ordering information

This 8-bit (octal) noninverting bus transceiver contains two separate supply rails. The B port is designed to track  $V_{CCB}$ , which accepts voltages from 3 V to 5.5 V, and the A port is designed to track  $V_{CCA}$ , which operates at 2.3 V to 3.6 V. This allows for translation from a 3.3-V to a 5-V system environment and vice versa, or from a 2.5-V to a 3.3-V system environment and vice versa.

# DB, DW, NS, OR PW PACKAGE (TOP VIEW)



NC - No internal connection

The SN74LVCC3245A is designed for asynchronous communication between data buses. The device transmits data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable  $(\overline{OE})$  input can be used to disable the device so the buses are effectively isolated.

#### ORDERING INFORMATION

TA	PACKAGE <sup>†</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING
	SOIC - DW	Tube of 25	SN74LVCC3245ADW	LVCC3245A
	30IC - DVV	Reel of 2000	SN74LVCC3245ADWR	LVCC3245A
	SOP - NS	Reel of 2000	SN74LVCC3245ANSR	LVCC3245A
-40°C to 85°C	SSOP - DB	Reel of 2000	SN74LVCC3245ADBR	LH245A
		Tube of 60	SN74LVCC3245APW	
	TSSOP – PW	Reel of 2000	SN74LVCC3245APWR	LH245A
		Reel of 250	SN74LVCC3245APWT	

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

# FUNCTION TABLE (each transceiver)

INP	UTS	OPERATION			
OE	DIR	OPERATION			
L	L	B data to A bus			
L	Н	A data to B bus			
Н	Χ	Isolation			




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SCAS585L - NOVEMBER 1996 - REVISED AUGUST 2003

### logic diagram (positive logic)



To Seven Other Channels

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, $V_{CCA}$ and $V_{CCB}$	V V
Output voltage range, V <sub>O</sub> (see Note 2): All A ports	
All B ports0.5 V to V <sub>CCB</sub> + 0.5 V	V
Input clamp current, $I_{IK}$ ( $V_I < 0$ )	nΑ
Output clamp current, $I_{OK}$ ( $V_O < 0$ )	nΑ
Continuous output current, IO	
Continuous current through $V_{CCA}$ , $V_{CCB}$ , or GND	
Package thermal impedance, $\theta_{JA}$ (see Note 3): DB package	
DW package	
NS package	
PW package 88°C/V	
Storage temperature range, T <sub>stg</sub> –65°C to 150°C	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. This value is limited to 4.6 V maximum.
  - 2. This value is limited to 6 V maximum.
  - 3. The package thermal impedance is calculated in accordance with JESD 51-7.



## SN74LVCC3245A OCTAL BUS TRANSCEIVER WITH ADJUSTABLE OUTPUT VOLTAGE AND 3-STATE OUTPUTS SCAS585L - NOVEMBER 1996 - REVISED AUGUST 2003

### recommended operating conditions (see Note 4)

			VCCA	V <sub>ССВ</sub>	MIN	NOM	MAX	UNIT
VCCA	Supply voltage				2.3	3.3	3.6	V
VCCB	Supply voltage				3	5	5.5	V
			2.3 V	3 V	1.7			V
\ \/	High-level input voltage	V < 0.4 V or V > V 0.4 V	2.7 V	3 V	2			
VIHA		$V_{OB} \le 0.1 \text{ V or } V_{OB} \ge V_{CCB} - 0.1 \text{ V}$	3 V	3.6 V	2			
			3.6 V	5.5 V	2			
			2.3 V	3 V	2			
\/ <u>-</u>	High lovel input valtage	Va. < 0.4 V or Va. > Va 0.4 V	2.7 V	3 V	2			V
VIHB	High-level input voltage $V_{OA} \le 0.1 \text{ V or } V_{OA} \ge V_{CCA} - 0.1 \text{ V}$ $3 \text{ V}$ $3.6 \text{ V}$ $2$			ľ				
			3.6 V	5.5 V	3.85			1
			2.3 V	3 V			0.7	
.,,	Laurianalianutualtana	V 404V 27V 2V 04V	2.7 V 3 V		0.8	V		
VILA	Low-level input voltage	$V_{OB} \le 0.1 \text{ V or } V_{OB} \ge V_{CCB} - 0.1 \text{ V}$	3 V	3.6 V	3.6 V 0.8	1 <sup>v</sup>		
			3.6 V	5.5 V			0.8	1
		vel input voltage $V_{OA} \le 0.1 \text{ V or } V_{OA} \ge V_{CCA} - 0.1 \text{ V}$	2.3 V	3 V			0.8	V
.,			2.7 V	3 V			0.8	
VILB	Low-level input voltage		3 V	3.6 V			0.8	
			3.6 V	5.5 V		-	1.65	1
			2.3 V	3 V	1.7	-		
			2.7 V 3 V 2			1		
		$V_{OB} \le 0.1 \text{ V or } V_{OB} \ge V_{CCB} - 0.1 \text{ V}$	3 V	3.6 V	2			1
l	High-level input voltage		3.6 V			1 .		
VIH	(control pins)		2.3 V	3 V	2	-		V
			2.7 V	3 V	2	-		1
		$V_{OA} \le 0.1 \text{ V or } V_{OA} \ge V_{CCA} - 0.1 \text{ V}$	3 V	3.6 V	2			1
			3.6 V	5.5 V	2			1
			2.3 V				0.7	
			2.7 V	3 V			0.8	1
		$V_{OB} \le 0.1 \text{ V or } V_{OB} \ge V_{CCB} - 0.1 \text{ V}$	3 V	3.6 V			0.8	1
	Low-level input voltage		3.6 V	5.5 V			0.8	۱
VIL	(control pins)		2.3 V	3 V		-	0.8	V
			2.7 V	3 V			0.8	1
		$V_{OA} \le 0.1 \text{ V or } V_{OA} \ge V_{CCA} - 0.1 \text{ V}$	3 V	3.6 V			0.8	1
			3.6 V	5.5 V			0.8	1
VIA	Input voltage	<u> </u>			0		VCCA	V
V <sub>IB</sub>	Input voltage		1		0	-	VCCB	V
VOA	Output voltage		1		0		VCCA	V
VOB	Output voltage		1		0		VCCB	V

NOTE 4: All unused inputs of the device must be held at the associated V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



SCAS585L - NOVEMBER 1996 - REVISED AUGUST 2003

### recommended operating conditions (see Note 4) (continued)

		VCCA	VCCB	MIN	NOM	MAX	UNIT	
		2.3 V	3 V			-8		
IOHA	High-level output current	2.7 V	3 V			-12	mA	
		3.3 V	3 V			-24		
		2.3 V	3.3 V			-12		
ІОНВ	High-level output current	2.7 V	3.3 V			-12	mA	
		3.3 V	3 V			-24		
			3 V			8		
IOLA	Low-level output current	2.7 V	3 V			12	mA	
		3.3 V	3 V			24		
		2.3 V	3.3 V			12		
IOLB	Low-level output current	2.7 V 3.3 V				12	mA	
			3 V			24		
Δt/Δν	Input transition rise or fall rate					10	ns/V	
T <sub>A</sub>	Operating free-air temperature			-40		85	°C	

NOTE 4: All unused inputs of the device must be held at the associated V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



SCAS585L - NOVEMBER 1996 - REVISED AUGUST 2003

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS \		V <sub>CCB</sub>	MIN	TYP	MAX	UNIT
		I <sub>OH</sub> = -100 μA	3 V	3 V	2.9	3		
		I <sub>OH</sub> = -8 mA	2.3 V	3 V	2			
\/		12 mA	2.7 V	3 V	2.2	2.5		V
VOHA		I <sub>OH</sub> = -12 mA		3 V	2.4	2.8		V
		044	3 V	3 V	2.2	2.6		
		I <sub>OH</sub> = -24 mA	2.7 V	4.5 V	2	2.3		
		I <sub>OH</sub> = -100 μA	3 V	3 V	2.9	3		
		Jan = 42 mA	2.3 V	3 V	2.4			
Vонв		I <sub>OH</sub> = -12 mA	2.7 V	3 V	2.4	2.8		V
		I <sub>OH</sub> = -24 mA		3 V	2.2	2.6		
				4.5 V	3.2	4.2		
		I <sub>OL</sub> = 100 μA	3 V	3 V			0.1	
		I <sub>OL</sub> = 8 mA	2.3 V	3 V			0.6	
VOLA		I <sub>OL</sub> = 12 mA		3 V		0.1	0.5	V
		I <sub>OL</sub> = 24 mA		3 V		0.2	0.5	
				4.5 V		0.2	0.5	
		I <sub>OL</sub> = 100 μA	3 V	3 V			0.1	
\/		I <sub>OL</sub> = 12 mA		3 V			0.4	v
VOLB		lo 24 mA		3 V		0.2	0.5	ľ
		I <sub>OL</sub> = 24 mA		4.5 V		0.2	0.5	
1.	Control innuts	Vi. Vis a con CND	201/	3.6 V		±0.1	±1	A
t <sub>l</sub>	Control inputs	V <sub>I</sub> = V <sub>CCA</sub> or GND	3.6 V	5.5 V		±0.1	±1	μΑ
loz†	A or B ports	$V_O = V_{CCA/B}$ or GND, $V_I = V_{IL}$ or $V_{IH}$	3.6 V	3.6 V		±0.5	±5	μΑ
		A port = $V_{CCA}$ or GND, $I_{O} = 0$	3.6 V	Open		5	50	
ICCA	B to A	Direct V at OND 1 0	0.01/	3.6 V		5	50	μΑ
		B port = $V_{CCB}$ or GND, $I_{O} = 0$	3.6 V	5.5 V		5	50	
	A 1 - D	A mart V ar OND I O	0.01/	3.6 V		5	50	
ICCB	A to B	A port = $V_{CCA}$ or GND, $I_{O} = 0$	3.6 V	5.5 V		8	80	μΑ
	A port	$V_L$ = $V_{CCA}$ – 0.6 V, Other inputs at $V_{CCA}$ or GND, OE at GND and DIR at $V_{CCA}$	3.6 V	3.6 V		0.35	0.5	
ΔI <sub>CCA</sub> ‡	ŌĒ	$V_I = V_{CCA} - 0.6 \text{ V}$ , Other inputs at $V_{CCA}$ or GND, DIR at $V_{CCA}$	3.6 V	3.6 V		0.35	0.5	mA
	DIR	$\frac{V_L}{OE} = V_{CCA} - 0.6 \text{ V}$ , Other inputs at $V_{CCA}$ or GND, OE at GND		3.6 V		0.35	0.5	
ΔI <sub>CCB</sub> ‡	B port	$V_L = V_{CCB} - 2.1 \text{ V}$ , Other inputs at $V_{CCB}$ or GND, $\overline{OE}$ at GND and DIR at GND	3.6 V	5.5 V		1	1.5	mA
Ci	Control inputs	V <sub>I</sub> = V <sub>CCA</sub> or GND	Open	Open		4		рF
C <sub>io</sub>	A or B ports	VO = VCCA/B or GND	3.3 V	5 V		18.5		pF

<sup>†</sup> For I/O ports, the parameter IOZ includes the input leakage current.



<sup>‡</sup>This is the increase in supply current for each input that is at one of the specified voltage levels, rather than 0 V or the associated V<sub>CC</sub>.

SCAS585L - NOVEMBER 1996 - REVISED AUGUST 2003

# switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 4)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CCA</sub> = ± 0.2 V <sub>CCB</sub> = ± 0.3	2 V, = 3.3 V	V <sub>CCA</sub> = TO 3 V <sub>CCB</sub> ± 0.	.6 V, = 5 V	V <sub>CCA</sub> = TO 3. V <sub>CCB</sub> = ± 0.3	.6 V, : 3.3 V	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
<sup>t</sup> PHL	А	В	1	9.4	1	6	1	7.1	ns
t <sub>PLH</sub>	A	В	1	9.1	1	5.3	1	7.2	115
t <sub>PHL</sub>	В	А	1	11.2	1	5.8	1	6.4	ns
t <sub>PLH</sub>	]	^	1	9.9	1	7	1	7.6	115
t <sub>PZL</sub>		А	1	14.5	1	9.2	1	9.7	ns
<sup>t</sup> PZH	ŌĒ	Α	1	12.9	1	9.5	1	9.5	115
t <sub>PZL</sub>	<u>OE</u>	В	1	13	1	8.1	1	9.2	ns
<sup>t</sup> PZH	OE	Ь	1	12.8	1	8.4	1	9.9	115
tPLZ	<u></u>	Λ.	1	7.1	1	7	1	6.6	no
t <sub>PHZ</sub>	ŌĒ	А	1	6.9	1	7.8	1	6.9	ns
t <sub>PLZ</sub>	ŌĒ	В	1	8.8	1	7.3	1	7.5	ns
t <sub>PHZ</sub>	UE UE	ь	1	8.9	1	7	1	7.9	110

### operating characteristics, $V_{CCA} = 3.3 \text{ V}$ , $V_{CCB} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$

PARAMETER			TEST CO	ONDITIONS	TYP	UNIT	
C <sub>pd</sub> Power dissipation capacitance per transceiver	Down dissipation consistence nor transceiver	Outputs enabled	0. 50	f 40 MH-	38		
	rower dissipation capacitance per transcerver	Outputs disabled	$C_L = 50$ , $f = 10 \text{ MHz}$		CL = 50, $T = 10 MHZ$		4.5

### power-up considerations†


TI level-translation devices offer an opportunity for successful mixed-voltage signal design. A proper power-up sequence always should be followed to avoid excessive supply current, bus contention, oscillations, or other anomalies caused by improperly biased device pins. Take these precautions to guard against such power-up problems.

- 1. Connect ground before any supply voltage is applied.
- 2. Next, power up the control side of the device (V<sub>CCA</sub> for all four of these devices).
- 3. Tie  $\overline{\text{OE}}$  to  $V_{CCA}$  with a pullup resistor so that it ramps with  $V_{CCA}$ .
- 4. Depending on the direction of the data path, DIR can be high or low. If DIR high is needed (A data to B bus), ramp it with V<sub>CCA</sub>. Otherwise, keep DIR low.

<sup>†</sup> Refer to the TI application report, Texas Instruments Voltage-Level-Translation Devices, literature number SCEA021.



# PARAMETER MEASUREMENT INFORMATION FOR A PORT $V_{CCA}$ = 2.5 V $\pm$ 0.2 V AND $V_{CCB}$ = 3.3 V $\pm$ 0.3 V




NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50~\Omega$ ,  $t_f \leq$  2 ns.  $t_f \leq$  2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms

# PARAMETER MEASUREMENT INFORMATION FOR B PORT $V_{CCA}$ = 2.5 V $\pm$ 0.2 V AND $V_{CCB}$ = 3.3 V $\pm$ 0.3 V




NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_{\Omega}$  = 50  $\Omega$ ,  $t_{f} \leq$  2 ns,  $t_{f} \leq$  2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpz and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.
- H. All parameters and waveforms are not applicable to all devices.


Figure 2. Load Circuit and Voltage Waveforms





# PARAMETER MEASUREMENT INFORMATION FOR B PORT $V_{CCA} = 3.6 \text{ V}$ AND $V_{CCB} = 5.5 \text{ V}$



TEST	S1
tPLH/tPHL	Open
tPLZ/tPZL	2×V <sub>CC</sub>
tPHZ/tPZH	Open








LOW- AND HIGH-LEVEL ENABLING

NOTES: A. C<sub>L</sub> includes probe and jig capacitance.


- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_0 = 50 \Omega$ ,  $t_r \leq$  2.5 ns.  $t_f \leq$  2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.


Figure 3. Load Circuit and Voltage Waveforms

### PARAMETER MEASUREMENT INFORMATION FOR A AND B PORT V<sub>CCA</sub> AND V<sub>CCB</sub> = 3.6 V




TEST	<b>S</b> 1
tPLH/tPHL	Open
tPLZ/tPZL	7 V
tPHZ/tPZH	Open





**PROPAGATION DELAY TIMES NONINVERTING OUTPUTS** 



**VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES LOW- AND HIGH-LEVEL ENABLING** 

- NOTES: A. C<sub>L</sub> includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_f \leq$  2.5 ns,  $t_f \leq$  2.5 ns.
  - D. The outputs are measured one at a time with one transition per measurement.
  - E. All parameters and waveforms are not applicable to all devices.


Figure 4. Load Circuit and Voltage Waveforms



### DW (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE PACKAGE

#### **16 PINS SHOWN**



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013

### **MECHANICAL DATA**

## NS (R-PDSO-G\*\*)

## 14-PINS SHOWN

### PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



### DB (R-PDSO-G\*\*)

### PLASTIC SMALL-OUTLINE

#### **28 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

### PW (R-PDSO-G\*\*)

### 14 PINS SHOWN

### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated